TerosTechnology / vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
- Repository stars
- 746All-time #48,347
- Fork
- 78
- Last push
- updated 26 days ago
- Repository created
- since 2020
About
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!Summarised by AI from the README; the original prevails
Author description: VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Basic listing based on official public information; functionality has not been independently evaluated.
- Pricing
- Pricing not verifiedCheck current official software, hosting, model and infrastructure pricing.