SpinalHDL / VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementation
- Repository stars
- 3,303All-time #18,858
- Fork
- 521
- Last push
- updated 25 days ago
- Repository created
- since 2017
About
A FPGA friendly 32 bit RISC-V CPU implementationSummarised by AI from the README; the original prevails
Author description: A FPGA friendly 32 bit RISC-V CPU implementation
Basic listing based on official public information; functionality has not been independently evaluated.
- Pricing
- Pricing not verifiedCheck current official software, hosting, model and infrastructure pricing.