chipsalliance / verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
- Repository stars
- 1,973All-time #26,546
- Fork
- 314
- Last push
- updated 8 days ago
- Repository created
- since 2019
About
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language serverSummarised by AI from the README; the original prevails
Author description: Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
Basic listing based on official public information; functionality has not been independently evaluated.
Check before adopting
- No license declared: commercial use and redistribution terms are unknown.
- Pricing
- Pricing not verifiedCheck current official software, hosting, model and infrastructure pricing.